Changes between Version 12 and Version 13 of Tutorials/4G5G/weekshall


Ignore:
Timestamp:
Jul 29, 2022, 7:01:54 PM (2 years ago)
Author:
prasanthi
Comment:

Legend:

Unmodified
Added
Removed
Modified
  • Tutorials/4G5G/weekshall

    v12 v13  
    7373}}}
    7474* Run the eNodeb in another ssh session.
     75{{{#!td
    7576{{{#!shell
    7677root@sdr2-s1-lg1:~# cd /opt/amarisoft/lteenb-linux-2021-09-18
     
    107108
    108109}}}
     110}}}
     111{{{#!td
     112{{{#!shell
     113root@sdr2-s1-lg1:/opt/amarisoft/lteenb-linux-2021-09-18# ./lteenb config/gnb-sa-x310.cfg
     114Base Station version 2021-09-18, Copyright (C) 2012-2021 Amarisoft
     115This software is licensed to Rutgers University (The State University of New Jersey).
     116License server: license.orbit-lab.org (0b-b4-46-dc-2f-83-58-cb)
     117Support and software update available until 2022-08-18.
     118
     119[INFO] [UHD] linux; GNU C++ version 7.5.0; Boost_106501; UHD_3.15.0.0-release
     120[INFO] [MPMD FIND] Found MPM devices, but none are reachable for a UHD session. Specify find_all to find all devices.
     121[INFO] [X300] X300 initialization sequence...
     122[INFO] [X300] Connecting to niusrpriorpc at localhost:5444...
     123[INFO] [X300] Using LVBITX bitfile /usr/share/uhd/images/usrp_x310_fpga_XG.lvbitx
     124[INFO] [X300] Radio 1x clock: 184.32 MHz
     125[INFO] [GPS] Found an internal GPSDO: LC_XO, Firmware Rev 0.929b
     126[WARNING] [GPS] update_cache: Malformed GPSDO string: EEPROM Write Failed!
     127[WARNING] [GPS] update_cache: Malformed GPSDO string: EEPROM Write Failed!
     128[INFO] [0/DmaFIFO_0] Initializing block control (NOC ID: 0xF1F0D00000000000)
     129[INFO] [0/DmaFIFO_0] BIST passed (Throughput: 1302 MB/s)
     130[INFO] [0/DmaFIFO_0] BIST passed (Throughput: 1294 MB/s)
     131[INFO] [0/Radio_0] Initializing block control (NOC ID: 0x12AD100000000001)
     132[INFO] [0/Radio_1] Initializing block control (NOC ID: 0x12AD100000000001)
     133[INFO] [0/DDC_0] Initializing block control (NOC ID: 0xDDC0000000000000)
     134[INFO] [0/DDC_1] Initializing block control (NOC ID: 0xDDC0000000000000)
     135[INFO] [0/DUC_0] Initializing block control (NOC ID: 0xD0C0000000000000)
     136[INFO] [0/DUC_1] Initializing block control (NOC ID: 0xD0C0000000000000)
     137RF0: sample_rate=23.040 MHz dl_freq=3489.420 MHz ul_freq=3489.420 MHz (band n78) dl_ant=2 ul_ant=1
     138(enb) Chan Gain(dB)   Freq(MHz)
     139 TX1     25.0 3489.420000
     140 TX2     25.0 3489.420000
     141 RX1     30.0 3489.420000
     142
     143
     144}}}
     145}}}
    109146
    110147==== SIM8200 UE ====